JPH073637Y2 - ボンディングパターン - Google Patents

ボンディングパターン

Info

Publication number
JPH073637Y2
JPH073637Y2 JP1989024503U JP2450389U JPH073637Y2 JP H073637 Y2 JPH073637 Y2 JP H073637Y2 JP 1989024503 U JP1989024503 U JP 1989024503U JP 2450389 U JP2450389 U JP 2450389U JP H073637 Y2 JPH073637 Y2 JP H073637Y2
Authority
JP
Japan
Prior art keywords
bonding pattern
bonding
chip
pattern
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1989024503U
Other languages
English (en)
Japanese (ja)
Other versions
JPH02114931U (en]
Inventor
正行 清宮
Original Assignee
セイコー電子工業株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by セイコー電子工業株式会社 filed Critical セイコー電子工業株式会社
Priority to JP1989024503U priority Critical patent/JPH073637Y2/ja
Publication of JPH02114931U publication Critical patent/JPH02114931U/ja
Application granted granted Critical
Publication of JPH073637Y2 publication Critical patent/JPH073637Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Wire Bonding (AREA)
JP1989024503U 1989-03-03 1989-03-03 ボンディングパターン Expired - Lifetime JPH073637Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989024503U JPH073637Y2 (ja) 1989-03-03 1989-03-03 ボンディングパターン

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989024503U JPH073637Y2 (ja) 1989-03-03 1989-03-03 ボンディングパターン

Publications (2)

Publication Number Publication Date
JPH02114931U JPH02114931U (en]) 1990-09-14
JPH073637Y2 true JPH073637Y2 (ja) 1995-01-30

Family

ID=31244405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989024503U Expired - Lifetime JPH073637Y2 (ja) 1989-03-03 1989-03-03 ボンディングパターン

Country Status (1)

Country Link
JP (1) JPH073637Y2 (en])

Also Published As

Publication number Publication date
JPH02114931U (en]) 1990-09-14

Similar Documents

Publication Publication Date Title
US4942453A (en) IC package
JPH073637Y2 (ja) ボンディングパターン
JPS6318654A (ja) 電子装置
JPH0983116A (ja) プリント配線基板
JP2772897B2 (ja) リ−ドフレ−ム、およびリ−ドフレ−ムを用いた接続端子の作製方法
JPH01205456A (ja) Ｌｓｉ用多ピンケース
JP3130724B2 (ja) 半導体集積回路装置
JPS63301552A (ja) 配線基板
JPH02120866U (en])
JPS60121756A (ja) 半導体集積回路装置
JPS61139044A (ja) 半導体集積回路装置
JPS5840614Y2 (ja) 半導体装置
JPH08236672A (ja) リードフレーム及びそれを用いた面実装パッケージ半導体電子部品の製造方法
JPH03152966A (ja) 半導体装置用リードフレーム
JPH03205859A (ja) 半導体装置
KR970007081Y1 (ko) 반도체 기억장치
JPH023259A (ja) マスタスライス型半導体装置の製造方法
JPH0126108Y2 (en])
JP2694804B2 (ja) ピングリッドアレイ半導体パッケージ
JPH04167450A (ja) 半導体素子搭載用配線装置
JPH06260583A (ja) 半導体パッケージ
JPH01179442A (ja) 表面実装型電子部品
JPH03150869A (ja) メモリモジュール
JPH0538908U (ja) 半導体集積回路パツケージ
JPS62114213A (ja) 集積回路